Power MOSFET

-20 V, -780 mA, Single P-Channel with ESD Protection, SOT-723

Features

- P-channel Switch with Low R_{DS(on)}
- 44% Smaller Footprint and 38% Thinner than SC-89
- Low Threshold Levels Allowing 1.5 V R_{DS(on)} Rating
- Operated at Low Logic Level Gate Drive
- These are Pb-Free Devices

Applications

- Load/Power Switching
- Interfacing, Logic Switching
- Battery Management for Ultra Small Portable Electronics

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Para	Symbol	Value	Unit			
Drain-to-Source Voltage			V_{DSS}	-20	V	
Gate-to-Source Voltage			V_{GS}	± 6	V	
Continuous Drain	Steady State	T _A = 25°C	I _D	-780	mA	
Current (Note 1)	State	T _A = 85°C		-570		
	t ≤ 5 s	T _A = 25°C		-870		
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	450	mW	
	t ≤ 5 s			550		
Continuous Drain	Steady T _A = 25°C		I_D	-660	mA	
Current (Note 2)	State	T _A = 85°C		-480		
Power Dissipation (Note 2)	T _A = 25°C		P _D	310	mW	
Pulsed Drain Cur- rent	t _p = 10 μ	S	I _{DM}	-1.2	Α	
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
- 2. Surface mounted on FR4 board using the minimum recommended pad size




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D Max	
-20 V	0.38 Ω @ -4.5 V	–780 mA	
	0.52 Ω @ -2.5 V	–660 mA	
	0.70 Ω @ -1.8 V	–100 mA	
	0.95 Ω @ –1.5 V	–100 mA	

SOT-723 (3-LEAD)



1 – Gate

2 - Source

3 – Drain



SOT-723 CASE 631AA STYLE 5

MARKING DIAGRAM



KD = Specific Device Code M = Date Code

ORDERING INFORMATION

Device	Package	Shipping [†]		
NTK3139PT1G	SOT-723*	4000 / Tape & Reel		
NTK3139PT5G	SOT-723*	8000 / Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

^{*}These packages are inherently Pb-Free.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	280	°C/W
Junction-to-Ambient - t = 5 s (Note 3)	$R_{ hetaJA}$	228	
Junction-to-Ambient - Steady State Minimum Pad (Note 4)	$R_{ heta JA}$	400	

^{3.} Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
4. Surface mounted on FR4 board using the minimum recommended pad size

MOSFET ELECTRICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$		-20			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μA, Reference	I _D = -250 μA, Reference to 25°C		-16.5		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			-1.0		
	V _{DS} = -16V		T _J = 125°C			-2.0	0 μΑ	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 0$	4.5 V			±2.0	μΑ	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -2$	50 μΑ	-0.45		-1.2	V	
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				2.4		mV/°C	
Drain-to-Source On Resistance		$V_{GS} = -4.5 \text{ V}, I_D = -7.5 \text{ V}$	780 mA		0.38	0.48		
	_	$V_{GS} = -2.5 \text{ V}, I_D = -660 \text{ mA}$			0.52	0.67	Ω	
	R _{DS(on)}	$V_{GS} = -1.8 \text{ V}, I_D = -100 \text{ mA}$			0.70	0.95		
		$V_{GS} = -1.5 \text{ V}, I_D = -100 \text{ mA}$			0.95	2.20		
Forward Transconductance	9FS	$V_{DS} = -10 \text{ V}, I_D = -540 \text{ mA}$			1.2		S	
CHARGES, CAPACITANCES AND C	SATE RESISTA	NCE						
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz, } V_{DS} = -16 \text{ V}$			113	170		
Output Capacitance	C _{OSS}				15	25	pF	
Reverse Transfer Capacitance	C _{RSS}				9.0	15		
SWITCHING CHARACTERISTICS, \	/ _{GS} = 4.5 V (Not	e 6)						
Turn On Delay Time	t _{d(ON)}	V_{GS} = -4.5 V, V_{DS} = -10 V, I_{D} = -200 mA, R_{G} = 10 Ω			9.0		- ns	
Rise Time	t _r				5.8			
TurnOff Delay Time	t _{d(OFF)}				32.7			
Fall Time	t _f				20.3			
DRAIN SOURCE DIODE CHARACT	ERISTICS							
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V}, I_{S} = -350 \text{ mA}$	T _J = 25°C		-0.8	-1.2	V	
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, d_{ISD}/d_t = 100 \text{ A/}\mu\text{s},$ $I_S = -1.0 \text{ A}, V_{DD} = -20 \text{ V}$			13.2		ns	
Charge Time	t _a				11.8]	
Discharge Time	t _b				1.4]	
Reverse Recovery Charge	Q_{RR}				5.0		nC	
						_		

^{5.} Pulse Test: pulse width = 300 μ s, duty cycle = 2% 6. Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



 $\begin{array}{c} 100 \\ \hline \\ V_{DD} = -10 \text{ V} \\ \hline \\ I_{D} = -200 \text{ mA} \\ \hline \\ V_{GS} = -4.5 \text{ V} \\ \hline \\ t_{d(off)} \\ \hline \\ t_{r} \\ \hline \\ 10 \\ \hline \\ R_{G}, \text{ GATE RESISTANCE } (\Omega) \end{array}$

Figure 7. Capacitance Variation

Figure 8. Resistive Switching Time Variation vs. Gate Resistance





Figure 9. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS

SOT-723 CASE 631AA-01 **ISSUE C**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD
 FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM
- THICKNESS OF BASE MATERIAL.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.45	0.50	0.55	0.018	0.020	0.022	
b	0.15	0.21	0.27	0.0059	0.0083	0.0106	
b1	0.25	0.31	0.37	0.010	0.012	0.015	
С	0.07	0.12	0.17	0.0028	0.0047	0.0067	
D	1.15	1.20	1.25	0.045	0.047	0.049	
Е	0.75	0.80	0.85	0.03	0.032	0.034	
e	0.40 BSC			C	.016 BS	С	
ΗE	1.15	1.20	1.25	0.045	0.047	0.049	
	0.15	0.20	0.25	0.0059	0.0079	0.0098	


STYLE 5:

PIN 1. GATE 2. SOURCE

mm

3. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative